
© G.N. Khan ARM Processors/Cores – EE8205: Embedded Computer Systems Page: 12
ARM CPU Core Organization
multiply
data out register
instruction
decode
&
control
incrementer
register
bank
address register
barrel
shifter
A[31:0]
D[31:0]
data in register
ALU
control
P
C
PC
A
L
U
b
u
s
A
b
u
s
B
b
u
s
register
Komentarze do niniejszej Instrukcji