
Hardware Description
ARM DDI 0503F Copyright © 2012-2013 ARM. All rights reserved. 2-14
ID062813 Non-Confidential
Figure 2-6 CoreTile Express A15×2 A7×3 daughterboard resets
The numbers in Figure 2-6 represent stages in the reset and configuration process. See
Figure 2-7 on page 2-15.
Configuration and reset timing cycle
Figure 2-7 on page 2-15 shows the CoreTile Express A15×2 daughterboard power-up
configuration and reset timing cycle.
Motherboard Express μATX
V2M-P1
CoreTile Express A15x2 A7x3
Daughterboard
Daughterboard
Configuration
Controller
Motherboard Configuration
Controller (MCC)
JTAG
CB_CFGnRST
CB_OK
CB_SSPx
MBM_nRST
CB_READY
CB_nPOR
CB_nRST
CB_RSTREQ
HDRY
HDRY1
Cortex-A15_A7
Test Chip
nSRST nTRST
OSCCLKS
SCC
Registers
PLLS_LOCKED
nPOR
nPORESET
nTRST
IOPFGA
MBM_nRST
nRESET
nPLLRST
nCFGRST
1
2
3
4
6
7
8
5
Komentarze do niniejszej Instrukcji