
Programmers Model
ARM DDI 0503F Copyright © 2012-2013 ARM. All rights reserved. 3-4
ID062813 Non-Confidential
Figure 3-1 CoreTile Express A15×2 A7×3 daughterboard memory map
You can access NOR 0 at
0x00_0000_0000
and at
0x00_0800_0000
.
DDR2 2GB
(Aliased from
0x08_0000_0000,
0x08_8000_0000,
0x80_0000_000
and
0x80_8000_0000
in 40-bit mode)
SMC
SMC CS0 (NOR 0)
Secure RAM
SMC CS4 (NOR 1)
Reserved
SMC CS1 (PSRAM)
SMC CS2 (peripherals)
SMC CS3 (peripherals)
0x00_0000_0000
0x00_2000_0000
Test chip
peripherals
0x00_3000_0000
Cortex-A15 ACP
0x00_4000_0000
External AXI
Master Interface
0x00_0000_0000
0x00_0400_0000
0x00_0800_0000
0x00_8000_0000
Reserved
0x80_0000_0000
0x00_0C00_0000
0x00_1000_0000
0x00_1400_0000
0x00_1800_0000
0x00_1C00_0000
512MB
768MB
1GB
2GB
Reserved
0x01_0000_0000
32GB
DDR2 2GB aliased
DDR2 2GB aliased
0x08_0000_0000
0x08_8000_0000
4GB
512GB
DDR2 2GB aliased
DDR2 2GB aliased
514GB
34GB
0x80_8000_0000
1024GB
0xFF_FFFF_FFFF
SMC CS0 (NOR 0)
External AXI
Test chip
peripherals
Cortex-A15 ACP
External AXI
Master Interface
Reserved
512MB
768MB
1GB
2GB
Reserved
32GB
DDR2 2GB aliased
DDR2 2GB aliased
4GB
512GB
DDR2 2GB aliased
DDR2 2GB aliased
514GB
34GB
1024GB
36GB
36GB
516GB
516GB
0x81_0000_0000
0x09_0000_0000
CFGREG4[1:0] = b01:
External AXI at
0x00_4000_0000
enabled
Reserved Reserved
DDR2 2GB
(Aliased from
0x08_0000_0000,
0x08_8000_0000,
0x80_0000_000
and
0x80_8000_0000
in 40-bit mode)
CFGREG4[1:0] = b00:
External AXI at 0x00_4000_0000 enabled
Default
CFGREG4[1:0] = b10:
External AXI at 0x00_4000_0000 disabled
Komentarze do niniejszej Instrukcji