ARM AMBA NIC-301 Dokumentacja Strona 71
- Strona / 178
- Spis treści
- BOOKMARKI
Oceniono. / 5. Na podstawie oceny klientów
Programmers Model
ARM DDI 0503F Copyright © 2012-2013 ARM. All rights reserved. 3-14
ID062813 Non-Confidential
0x10C
CFGREG14 RW
0x0011710D
32 SYS PLL value register.
See Test chip SCC Registers 14, 16, 18, 22, 24 and 26
PLL value registers on page 3-33.
0x110
CFGREG15 RW
0x00BF1000
32 DDR PLL control register.
See Test chip SCC Registers 13, 15, 17, 19, 23, and 25
PLL control registers on page 3-31.
0x114
CFGREG16 RW
0x0005F503
32 DDR PLL value register.
See Test chip SCC Registers 14, 16, 18, 22, 24 and 26
PLL value registers on page 3-33.
0x118
CFGREG17 RW
0x01CD1000
32 HDLC PLL control register.
See Test chip SCC Registers 13, 15, 17, 19, 23, and 25
PLL control registers on page 3-31.
0x11C
CFGREG18 RW
0x000E6D09
32 HDLC PLL value register.
See Test chip SCC Registers 14, 16, 18, 22, 24 and 26
PLL value registers on page 3-33.
0x120
CFGREG19 RW
0x022F1000
32 A15 cluster PLL 0 control register.
See Test chip SCC Registers 13, 15, 17, 19, 23, and 25
PLL control registers on page 3-31.
0x124
CFGREG20 RW
0x0011710D
32 A15 cluster PLL 0 value register.
See Test chip SCC Registers 14, 16, 18, 22, 24 and 26
PLL value registers on page 3-33.
0x128
CFGREG21 RW
0x021B1000
32 A15 cluster PLL 1 control register.
See Test chip SCC Registers 13, 15, 17, 19, 23, and 25
PLL control registers on page 3-31.
0x12C
CFGREG22 RW
0x00021B0E
32 A15 cluster PLL 1 value register.
See Test chip SCC Registers 14, 16, 18, 22, 24 and 26
PLL value registers on page 3-33.
0x130
CFGREG23 RW
0x039F1000
32 A7 cluster PLL 0 control register.
See Test chip SCC Registers 13, 15, 17, 19, 23, and 25
PLL control registers on page 3-31.
0x134
CFGREG24 RW
0x0039F11C
32 A7 cluster PLL 0 value register.
See Test chip SCC Registers 14, 16, 18, 22, 24 and 26
PLL value registers on page 3-33.
0x138
CFGREG25 RW
0x01F71000
32 A7 cluster PLL 1 control register.
See Test chip SCC Registers 13, 15, 17, 19, 23, and 25
PLL control registers on page 3-31.
0x13C
CFGREG26 RW
0x0001F711
32 A7 cluster PLL 1 value register.
See Test chip SCC Registers 14, 16, 18, 22, 24 and 26
PLL value registers on page 3-33.
0x3FC
-
0x140
----Reserved.
Do not write to or read from these registers.
0x400
CFGREG41 RW
0x33330C00
32 A15 configuration register 0.
See Test chip SCC Register 41 on page 3-35.
Table 3-6 Test chip SCC register summary (continued)
Offset Name Type Test chip reset Width Description
- CoreTile 1
- Express A15×2 A7×3 1
- CoreTile Express A15×2 A7×3 2
- CE Declaration of Conformity 3
- Contents 4
- Appendix B HDLCD controller 5
- Appendix D Revisions 5
- • About this book on page vii 6
- • Feedback on page xi 6
- About this book 7
- Preface 10
- ID062813 Non-Confidential 10
- Feedback 11
- Chapter 1 12
- Introduction 12
- 1.2 Precautions 15
- Chapter 2 16
- Hardware Description 16
- MBM_nRST 29
- Internal resets 32
- 0x0000_0000 38
- 2.7 Clocks 39
- (CLKF + 1) 46
- (CLKOD + 1) (CLKR + 1)x 46
- 2.8 Interrupts 49
- 2.8.2 Interrupts 50
- 2.9 HDLCD 53
- 2.10 DDR2 memory interface 54
- 2.11 Debug 55
- Components Technical 56
- Reference Manual 56
- Chapter 3 58
- UNPREDICTABLE behavior 59
- 3.2 Daughterboard memory map 60
- You can access NOR 0 at 61
- and at 61
- 0x00_0000_0000 62
- 3.3 Test chip SCC registers 69
- SMC_ADDR_MATCH1_0 75
- SMC_ADDR_MASK1_0 75
- DMA_BOOT_ADDR 79
- DAP ROM Default Target ID 82
- DAP ROM Default Instance ID 83
- A15_CRNTCLK[3:0] 88
- A7_CRNTCLK[3:0] 88
- 31 16 15 8 0 92
- Programmers Model 100
- 0x000A50F5 to the 108
- Cortex-A15_A7 CPU ID 110
- 0x2A43_0000 119
- Reserved 120
- 0x2A80_0000 126
- CNTPL0ACR 136
- CNTP_TVAL 139
- CNTVL_CVAL 140
- Appendix A 147
- Signal Descriptions 147
- HDRXHDRY 148
- TRACE (DUAL) TRACE (SINGLE) 148
- Figure A-2 HSB multiplexing 149
- A.3 Header connectors 151
- Appendix B 155
- HDLCD controller 155
- B.1 Introduction 156
- B.2 HDLCD Programmers Model 157
- 31 16 15 8 7 0 158
- FB_BASE_ADDR 163
- FB_LINE_COUNT 164
- RESERVED 164
- FB_LINE_PITCH 165
- 31 12 11 0 167
- Reserved V_SYNC 167
- Reserved V_BACK_PORCH 167
- Reserved V_DATA 168
- Reserved V_FRONT_PORCH 168
- Reserved H_SYNC 169
- Reserved H_BACK_PORCH 169
- Reserved H_DATA 170
- Reserved H_FRONT_PORCH 170
- 31 30 5432 0 173
- BIG_ENDIAN 173
- BYTES_PER_PIXEL 173
- Appendix C 175
- Electrical Specifications 175
- C.1 AC characteristics 176
- Appendix D 177
- Revisions 177
© 2020, manymanuals.pl. Wszelkie prawa zastrzeżone. | 0.118 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentarze do niniejszej Instrukcji